


CD4504B Types



CMOS Hex Voltage-Level Shifter for TTL-to-CMOS or CMOS-to-CMOS Operation

High-Voltage Types (20-Volt Rating)


Features:

- Independence of power-supply sequence considerations— V_{CC} can exceed V_{DD} ; input signals can exceed both V_{CC} and V_{DD}
- Up and down level-shifting capability
- Shiftable input threshold for either CMOS or TTL compatibility
- Standardized symmetrical output characteristics

- 100% tested for quiescent current @ 20 V
- Maximum input current of 1 μ A at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- 5 V, 10 V, and 15 V parametric ratings
- Meets all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

■ CD4504B hex voltage level-shifter consists of six circuits which shift input signals from the V_{CC} logic level to the V_{DD} logic level. To shift TTL signals to CMOS logic levels, the SELECT input is at the V_{CC} HIGH logic state. When the SELECT input is at a LOW logic state, each circuit translates signals from one CMOS level to another.

The CD4504B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, and MT suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).



92CS-39309

Fig. 1 - Functional diagram for CD4504B.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V_{DD})

Voltages referenced to V_{SS} Terminal) -0.5V to +20V

INPUT VOLTAGE RANGE, ALL INPUTS

-0.5V to V_{CC} +0.5V

DC INPUT CURRENT, ANY ONE INPUT

±10mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -55^{\circ}\text{C}$ to $+100^{\circ}\text{C}$ 500mW

For $T_A = +100^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ Derate Linearity at 12mW/ $^{\circ}\text{C}$ to 200mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$ 100mW

OPERATING-TEMPERATURE RANGE (T_A)

-55°C to +125°C

STORAGE TEMPERATURE RANGE (T_{stg})

-65°C to +150°C

LEAD TEMPERATURE (DURING SOLDERING):


At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10s max +265°C

CD4504B Types


STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CONDITIONS				LIMITS AT INDICATED TEMPERATURES (°C)						UNITS	
	V_O (V)	V_{IN} (V)	V_{CC} (V)	V_{DD} (V)	-55	-40	+85	+125	+25			
					MIN	TYP	MAX					
Quiescent Device Current, I_{DD} Max and I_{CC} in CMOS-CMOS Mode	—	0,5	5	5	1	1	30	30	—	0.02	1	
	—	0,10	5	10	2	2	60	60	—	0.02	2	
	—	0,15	5	15	4	4	120	120	—	0.02	4	
	—	0,20	5	20	20	20	600	600	—	0.04	20	
Quiescent Device Current, I_{CC} Max TTL-CMOS Mode	—	0,5	5	5	5	5	6	6	—	2.5	5	
	—	0,10	5	10	5	5	6	6	—	2.5	5	
	—	0,15	5	15	5	5	6	6	—	2.5	5	
Output Low (Sink) Current, I_{OL} Min	0,4	0,5	—	5	0,64	0,61	0,42	0,36	0,51	1	—	
	0,5	0,10	—	10	1,6	1,5	1,1	0,9	1,3	2,6	—	
	1,5	0,15	—	15	4,2	4	2,8	2,4	3,4	6,8	—	
Output High (Source) Current, I_{OH} Min	4,6	0,5	—	5	-0,64	-0,61	-0,42	-0,36	-0,51	-1	—	
	2,5	0,5	—	5	-2	-1,8	-1,3	-1,15	-1,6	-3,2	—	
	9,5	0,10	—	10	-1,6	-1,5	-1,1	-0,9	-1,3	-2,6	—	
	13,5	0,15	—	15	-4,2	-4	-2,8	-2,4	-3,4	-6,8	—	
Output Voltage: Low-Level, V_{OL} Max	—	0,5	—	5	0,05				—	0	0,05	
	—	0,10	—	10	0,05				—	0	0,05	
	—	0,15	—	15	0,05				—	0	0,05	
Output Voltage: High-Level, V_{OH} Min	—	0,5	—	5	4,95				4,95	5	—	
	—	0,10	—	10	9,95				9,95	10	—	
	—	0,15	—	15	14,95				14,95	15	—	
Input Low Voltage, V_{IL} Max Note 1	TTL-CMOS	1	—	5	10	0,8				—	—	
	TTL-CMOS	1	—	5	15	0,8				—	—	
	CMOS-CMOS	1	—	5	10	1,5				—	—	
	CMOS-CMOS	1,5	—	5	15	1,5				—	—	
	CMOS-CMOS	1,5	—	10	15	3				—	—	
Input High Voltage, V_{IH} Min Note 1	TTL-CMOS	9	—	5	10	2				2	—	
	TTL-CMOS	13,5	—	5	15	2				2	—	
	CMOS-CMOS	9	—	5	10	3,5				3,5	—	
	CMOS-CMOS	13,5	—	5	15	3,5				3,5	—	
	CMOS-CMOS	13,5	—	10	15	7				7	—	
Input Current, I_{IN} Max		—	0,18	—	18	$\pm 0,1$	$\pm 0,1$	± 1	± 1	—	$\pm 10^{-5}$	
											μA	

Note 1: Applies to the 6 input signals. For mode control (P13), only the CMOS-CMOS ratings apply.



92CS-24319R3



92CS-24319R1

Fig. 2 - Typical output low (sink) current characteristics.

Fig. 3 - Minimum output low (sink) current characteristics.

CD4504B Types




Fig. 4 - Typical output high (source) current characteristics.




Fig. 5 - Minimum output high (source) current characteristics.

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V_{DD} (V)	LIMITS		UNITS
		Min.	Max.	
Supply-Voltage Range (For T_A = Full Package-Temperature Range)	—	3	18	V

DYNAMIC ELECTRICAL CHARACTERISTICS, At T_A = 25°C; Input $t_f, t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200 \Omega$

CHARACTERISTIC	SHIFTING MODE	V_{CC} (V)	V_{DD} (V)	LIMITS		UNITS	
				TYP.	MAX.		
Propagation Delay: High-to Low, t_{PHL}	TTL to CMOS $V_{DD} > V_{CC}$	5	10	140	280	ns	
	5	15	140	280	280		
	CMOS to CMOS $V_{DD} > V_{CC}$	5	10	120	240		
	5	15	120	240	240		
	10	15	70	140	140		
	CMOS to CMOS $V_{CC} > V_{DD}$	10	5	275	550		
Low-to-High, t_{PLH}	15	5	275	550	550		
	15	10	70	140	140		
	TTL to CMOS $V_{DD} > V_{CC}$	5	10	140	280		
	5	15	140	280	280		
	CMOS to CMOS $V_{DD} > V_{CC}$	5	10	120	240		
	5	15	120	240	240		
Transition Time, t_{THL}, t_{TLH}	10	15	70	140	140		
	CMOS to CMOS $V_{CC} > V_{DD}$	10	5	200	400		
	15	5	200	400	400		
Input Capacitance, C_{IN}	All Modes	15	10	60	120		
		5	100	200	200		
		10	50	100	100		
		15	40	80	80		
		5	7.5	7.5	pF		
		10	7.5	7.5	pF		




Fig. 6 - Quiescent device current.




Fig. 7 - Input current.




Fig. 8 - Input voltage.

CD4504B Types




Fig. 9 - Typical input switching as a function of high-level supply voltage.
(SELECT at V_{CC} -CMOS mode).




Fig. 10 - Typical input switching as a function of high-level supply voltage (SELECT at V_{SS} -TTL mode).





Fig. 11 - High-level supply voltage vs. low-level supply voltage.




Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

Dimensions and pad layout for CD4504BH.


J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



PINS **\nDIM	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package is hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 - E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.


MECHANICAL

MPDI002C – JANUARY 1995 – REVISED DECEMBER 20002

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0.15).
 D. Falls within JEDEC MS-012


4040047/E 09/01

MECHANICAL DATA

NS (R-PDSO-G)**

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated